ABSTRACT A novel quanta image sensor (QIS) jot device with a CMOS compatible junction-field effect transistor (JFET) source follower (SF) is introduced. The device is proposed to further reduce the read noise of QIS jots and ultimately realize a read noise of 0.15e-r.m.s. for accurate photoelectron counting. We take advantage of the small gate capacitance in a p-channel JFET SF to reduce the total capacitance of the floating diffusion, which yields a greatly improved conversion gain of 1.38 mV/e-in TCAD simulation compared to MOSFET SF with the same pitch size. Lower 1/f noise is also anticipated yielding a low input-referred read noise. The device is designed in a 45 nm CMOS image sensor process. The fundamental working principles of this device are discussed, and important functionalities are analyzed with simulation and theory.
I. INTRODUCTION
The quanta Image Sensor (QIS) was first proposed in 2004 as a "digital film camera" [1] , [2] outlining a different way to utilize sub-diffraction-limit (SDL) pixels. In the concept, a QIS might consist of one billion specialized sub-micrometer-pitch pixels, which are called "jots". The large array of jots work at a high frame rate (e.g., 1000fps) and with extremely low power consumption [3] . The small area size per jot and high frame rate ensures that the photon exposure on each jot per frame is limited to several photons. Jots detect the number of incident photons, and then output single-bit or multi-bit digital data corresponding to this number [4] . The final image is created by integrating the digital data both spatially over multiple jots and temporally over multiple frames [5] with image processing. If jots can count photoelectrons in each frame so accurately that counting error is negligible, noise-free jot data binning is achievable. QIS can enable many applications, such as high-dynamic-range imaging in consumer photography [6] , scientific imaging, security [7] , and encryption [8] .
In a photoelectron counting image sensor, the counting accuracy or counting error rate is impacted by many characteristics, and the noise floor of the signal readout chain is the dominant factor [9] . Deep sub-electron read noise (DSERN) (read noise lower than 0.5e-r.m.s.) is a prerequisite for photoelectron counting capability, and read noise of 0.15e-r.m.s. or lower is necessary for ultimately accurate photoelectron counting (0.04% counting error rate). The counting error rate is so sensitive that a mild increase of read noise, e.g., 0.25e-r.m.s., will increase the error rate to 1%.
The photoelectron signal is converted to a voltage signal by the floating diffusion (FD) node capacitance. The voltage signal is sensed by an in-pixel SF and subsequently amplified and digitized. In low-noise image sensors, the in-pixel SF is generally the most significant contributor to the total read noise (commonly 100-200 µV r.m.s.). It is a result of higher 1/f noise caused by shrinking SF area size and lack of amplification of signal before the SF. Two major noise types in a SF are 1/f noise and random telegraph signal (RTS). The origin of RTS is known to be related to the random capture and emission of channel carriers by Si-SiO 2 interface traps [10] . There is still debate on the origin of 1/f noise, but the most widely accepted explanation is the fluctuation of conduction carrier population due to interface traps and the fluctuation of carrier mobility due to phonon scattering [11] .
Many experiments have been done to reduce SF noise. Replacing the surface-channel SF with a buried-channel SF has been used historically in CCDs [12] and CMOS image sensors [13] . In-pixel buried-channel SF and correlated multiple sampling (CMS) can be used together for improved noise reduction [14] , [15] . Improvement in noise in minimum geometry buried-channel SF transistors in advanced technology nodes may be less [16] , perhaps due to STI sidewall effects. In addition, three-fold SF noise reduction was recently demonstrated by tuning the bandwidth of correlated double sampling (CDS) circuitry [17] .
To reduce input-referred read noise, another approach is to increase the signal using avalanche multiplication. This approach has been applied to CCDs [18] , singlephoton avalanche detectors (SPADs) [19] , and CMOS image sensors [20] . However, use of avalanche multiplication has a number of drawbacks including high electric fields and operating voltages, that lead to large pixel size, high dark count rate, manufacturing challenges and reliability issues.
Another approach is to increase the conversion gain by reducing the capacitance of the floating diffusion node. The pump-gate (PG) jot device developed by our group improved CG to 410 µV/e-by reducing the FD parasitic capacitance induced by transfer gate (TG) and reset gate (RG) [21] - [23] , and a best-case 0.22e-r.m.s. read noise was demonstrated. For the first time the PG jot enabled DSERN and photoelectron counting without electron multiplication, which was a major step forward in our efforts to realize highly accurate photoelectron counting for QIS applications. However, more progress needs to be made to further reduce read noise to 0.15e-r.m.s. or lower. In general, QIS jot devices have good compatibility with most of the existing read noise reduction techniques, but CMS requires relatively long processing time and low temperature which may not be compatible with the high frame rate used with QIS. In a PG jot device, the SF gate oxide capacitance is the dominant contributor to the total FD capacitance, so the reduction of SF size is inevitable for future improvements in CG. As is well-known and re-verified in our PG jot devices, the reduction of SF size leads to higher 1/f noise [22] , [23] , so the improvement in CG from smaller SF will be negated by higher 1/f noise, and input-referred read noise will hardly be improved. From this dilemma arises the motivation for the present approach.
In this paper, a jot device with a junction-field effect transistor (JFET) SF is proposed. The JFET SF is a good alternative because of its potential for low-noise and scalability [24] , [25] , which may be a solution for the SFsize-shrinking tradeoff with 1/f noise allowing for higher CG and lower SF noise simultaneously compared to a PG jot with MOSFET SF. The device is designed with TCAD simulation tools in a 45nm backside illumination (BSI) process and will be fabricated in the coming year. In the following sections, the fundamental working principles of this device will be discussed, and important functionalities are analyzed with simulation and theory.
II. DEVICE DESCRIPTION
The schematic of the jot device is shown in Fig. 1 . The jot consists of a pump-gate TG, a reset transistor, a JFET SF and a row-select transistor. The reset transistor can also be replaced with a punch-through reset diode for further improvement in CG, and more details will be discussed in Section IV. The JFET SF has a p-type channel and n-type gate. The source (SRC) of SF is biased by a current source, and its drain (DRN) is biased to ground (GND). The pumpgate TG and photoelectron storage well (SW) have a similar design to the previously fabricated PG jots. The 3D doping profile of this device with a punch-through reset diode obtained from TCAD simulation is depicted in Fig. 2 . As shown, FD also functions as the gate of the SF, located underneath a shallow p-type channel. During the readout, photoelectrons transferred from SW to FD cause a potential change in the integrated gate of the JFET, or FD. This in turn modulates the JFET current. If the JFET is used as a SF and operates in the saturation region, the voltage on the source will follow the FD potential. Because the JFET is built on a p-type substrate, the p-type source has to be isolated from the substrate to avoid a short-circuit current from the source to the bulk. The isolation is achieved by extending the FD n-well under the source and surrounding the source with STI. Using a similar concept, a buried-channel version of 70 VOLUME 5, NO. 1, JANUARY 2017 this device is also designed as shown in Fig. 3 to potentially further reduce 1/f noise from surface effects. This device enables the reduction of many FD capacitance components. First, in a pixel with a MOSFET SF, the FD node is connected to the gate of SF through a metal wire. In order to have an ohmic contact, the FD node needs to be heavily doped, which increases the FD-sub junction capacitance. In the proposed device, since the FD is integrated in the SF, a metal connection is not necessary, therefore the doping of the FD can be reduced, which yields a smaller junction capacitance. Second, the large gate-oxide capacitance in small-scale a MOSFET SF, resulting from extremely thin oxide, is replaced by a relatively small junction capacitance between the gate and channel. A comparison of parasitic capacitance components is depicted in Fig. 4 , in which the capacitance data of MOSFET SF device is extracted from the TPG jot device published in [21] and the capacitance of this JFET SF is obtained from analytic calculation and simulation. The result clearly shows the total FD capacitance can be greatly reduced with a JFET SF approach.
In a MOSFET SF, the interface traps on the surface and STI side-wall interact with conduction carriers in the channel, and noise is introduced by the resulting carrier population fluctuation and threshold fluctuation. In this JFET SF, since the gate is located underneath the channel and the channel is surrounded by FD instead of STI, the interface traps have less impact on the conduction carriers and threshold. Lower 1/f noise can be expected because the amount of traps in the silicon bulk is much less than the amount of interface traps.
III. THEORETICAL DEVICE ANALYSIS
Many theoretical studies of JFET devices have been presented in [26] - [28] . Compared to conventional JFET devices in [27] , the device in this paper has a relatively short channel length, so the short channel effects become more important when modeling the device characteristics. Compared to typical short-channel JFETs, the gate in this JFET is relatively lightly doped, and due to its asymmetric structure, the conventional short-channel JFETs model cannot match the device performance properly. We felt some additional theoretical analysis is necessary for a better understanding of this device, but as the major design work still relies on TCAD simulation, a simplified 1D analytic model was developed to be used for verification and estimation.
A. PINCH-OFF EFFECT AND EFFECTIVE CHANNEL DEPTH
In the JFET, the channel and gate form a PN junction, and the effective channel depth is equal to the physical channel VOLUME 5, NO. 1, JANUARY 2017 71 depth minus the depth of the depletion region induced by the gate potential. The abrupt junction assumption is used to get the channel depletion region depth:
where q is the elementary charge of holes, ε s is the permittivity of silicon, V bi gc is the gate-channel built-in voltage, V g is the gate bias voltage, and V c (x) is the potential in the channel at location x. β is a doping ratio coefficient defined as:
where N a and N d are the doping concentration of the channel and the gate respectively. The coordinate system that will be used in the following discussions is defined in Fig. 4 (a): x = 0 is the origin of the channel at the source-end; and x = L is the endpoint of the channel at the drain-end, with L being the physical channel length. The channel potential is determined by the bias voltages applied to the source V S , and the drain V D . When the JFET is setup as a SF, the drain is biased to ground and the source has a positive output voltage, so the situation when V SD > 0 is of most interest. Under this condition, V c (x) decreases gradually from the V S (at
When the depletion region depth is equal to or greater than the physical channel depth, pinch-off occurs. From Eq.1, it can be anticipated that pinch-off will happen at the drainend first as V g increases. The pinch-off voltage is defined in [26] as:
where h is the physical channel depth, and V SD sat is the minimum source-drain voltage to trigger pinch-off under a given gate bias V GS . As V GS increases, pinch-off will expand towards the source, and the whole channel will be cut-off when pinch-off reaches the source-end. The cut-off voltage is then given by:
Pinch-off and cut-off effects can be observed in TCAD simulation and examples are shown in Fig. 5 .
B. DRAIN CURRENT BEFORE SATURATION
A longitudinal electric field is created in the channel by V SD , resulting in a hole current from source to drain. The current flowing through the cross-section of channel at location of x is given by,
where W is the channel width, and μ HF (x) is the mobility of holes. In a short-channel device, the carrier mobility reduces significantly with relatively high electric field, and the dependence can be described by an empirical model given in [26] :
where E(x) is the electric field, μ p is the low-field hole mobility that is also doping dependent, and v s is the hole saturation velocity in silicon. By integrating Eq. 5, the average drain current can be obtained. The detailed calculation of this step can be found in [26] . The result is given as:
where g 0 is the unit transconductance, and u S , u D are the normalized depletion depth at the source-end and drain-end of the channel:
C. SHORT-CHANNEL EFFECTS
In this JFET device, several short-channel effects arise as non-negligible factors affecting device current-voltage characteristics. One of the several phenomena, carrier mobility reduction due to high electric field, is already discussed in the previous discussion. Another important effect, channel length 72 VOLUME 5, NO. 1, JANUARY 2017 modulation (CLM), is the shortening of the effective channel length with increased drain bias, which is seen as an increase in current and reduction of output resistance with increased drain bias. CLM caused by drain-induced gate depletion as well as pinch-off are considered in this model.
C.1. CLM BY DRAIN-INDUCED GATE DEPLETION
According to Eq. 1, the amount of carriers in the channel is controlled by V GS and is ideally independent of V SD . However, because the drain has much higher doping than the gate, the gate is partially depleted by the drain, as shown in Fig. 6 . In the depletion region, as a result of charge conservation the drain supplies carriers to the channel, and hence leads to a reduction in the output resistance and an increase in current. Because the depletion region width x GD is of the same order of magnitude as the channel length, the resulting CLM effect has a strong influence on the I-V characteristics. One may expect the same effect at the source-end, but since V GS is always lower than V GD , the gate depletion is much weaker at the source-end. Assuming a continuous current flowing from the source to the drain, the current in the gate depletion region is equal to the current flowing in the effective channel region, therefore the drain current I D can be calculated by the current flowing in the effective channel region. The effective channel length is given by, (12) where N aD is the drain doping concentration and V bi gd is the gate-drain built-in voltage.
C.2. CLM BY PINCH-OFF
After pinch-off occurs near the drain, the JFET operates in saturation mode. The pinch-off region will expand towards the source with further increased V SD . The channel cannot get any narrower once pinch-off is reached at the drain-end, however higher V SD will increase the electric field prior to the pinch-off point, and hence leads to an increase in the current. Similar to CLM caused by the drain-induced gate depletion, to maintain a continuous current in the whole channel, the current flowing in the pinch-off region must be equal to the current in the previous region, and I D can be calculated by the current-flow prior to the pinch-off point. To locate the the pinch-off point, the channel potential as a function of x needs to be identified according to Eq. 1. In TCAD, the channel potential profile is a numerical solution of a 3D charge conservation equation given by Gauss' law. The same scenario cannot be applied to a 1D model, and approximation is necessary to get an analytical answer. Based on the TCAD results and following the well-demonstrated approach used in [29] , an approximation is made that the hole velocity in the channel is a linear function of x, and the channel potential profile can be obtained using this approximation. The analytical potential profile was re-verified with a 3D TCAD simulation and showed good agreement. It is worth noting that this assumption is valid when the maximum hole velocity is lower than its saturation velocity, which is suitable for the condition in which this JFET is operating. In other cases, the velocity saturation model in [26] can be applied instead. The expression of hole velocity is derived from Eq. 6:
where C v is a linear coefficient. From Eq. 13, the expression of electric field is given,
and the channel potential expression can be obtained by integrating Eq. 14:
With a given bias V SD and channel length L. The coefficient C v can be solved with:
Then the effective channel length L eff 2 can be obtained by solving:
C.3. DRAIN CURRENT WITH SHORT CHANNEL EFFECTS
The expression of drain current in Eq. 7 can be updated to include the modulation of effective channel length as:
where g sc is the short-channel transconductance coefficient: and L eff is the effective channel length considering modulations from DIBL and pinch-off effects.
is the potential at the endpoint of the effective channel, and u θ is the normalized depletion depth at the endpoint of the effective channel.
D. CURRENT-VOLTAGE CHARACTERISTICS
Given the device parameters, the I-V curves can be plotted with Eq. 18. This model was compared to the TCAD results. The parameters of the devices being used for verification are listed in Table 1 . Device 1 has actual parameters for a jot device, and device 2 has some intentional doping variations from device 1 to test the robustness of this model. The I-V curves with different V GS are depicted in Fig. 7 . The results from both devices showed a good alignment with the TCAD simulation. When the JFET is used as a SF, transconductance g m is important in terms of gain and load driving capability, and higher g m is desired for low-noise and high-speed readout. Transconductance g m can be derived at V SD = V SD sat :
Substituting Eq. 18 in Eq. 23, the expression of g m can be obtained. It is worth noting that under this condition L eff is not a function of V GS according to Eq. 3 and Eq. 12, and thus we have:
Because the first term is much smaller than the second term, Eq.24 can be simplified to:
where, u m is a short-channel coefficient:
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∂V θ ∂V GS
can be solved from Eq. 21: (27) and C v can be obtained from Eq. 16 with V SD = V SDsat . The normalized g m is given by,
As depicted in Fig. 8(a) , the normalized g m has a value from 0 to 1 and is dependent on V GS . It suggests that g m is mainly determined by g 0 , and g 0 is affected by the device dimensional ratio Wh L and the channel doping concentration N a . With given device parameters, lower V GS is preferred for higher g m . Short-channel factors u m and g sc both tend to 1 as channel length increases, as shown in Fig. 9 . In long-channel JFETs, Eq. 28 can be simplified to:
which exactly matches the result in [26] . The unit transconductance g 0 of device 1 is 51.1μA/V, which is very close to the unit transconductance of a PMOS SF (∼54μA/V) with the same dimensions and under the same process, but lower than a NMOS SF with the same dimensions (∼179μA/V) mostly due to the lower mobility of holes compared to electrons. However, the current driving capability of device 1 as a SF is already high enough to meet the high-speed operation requirements in QIS application based on our empirical data, so higher g m may not be needed. According to Eq. 3, a larger channel depth h or higher doping factor β leads to higher pinch-off voltage V p , which weakens the control of the gate on the channel current. It is presented as a lower normalized g m as depicted in Fig. 8(b) .
E. DEVICE DESIGN DISCUSSION
This JFET device works as a SF, so the parameters must be well engineered to meet requirements from other components in the jot device. For instance, the bias voltages range is determined by,
where the FD potential V FD is determined by,
and V RST is the FD potential after reset. As presented in Eq. 3, to make the JFET SF work in saturation mode, the following condition must be satisfied,
In a jot device with a conventional reset transistor, V RST is flexible and can be adjusted according to the working range of the JFET SF. In a device with punch-through reset, V rst is normally confined to a certain range, and the design of the JFET needs to accommodate these constraints, whereby V p and V bi have to be engineered accordingly to have enough FWC. The maximum FWC is given by:
The source follows the FD potential, and the output range is determined by the bias current and the I-V characteristics of the JFET.
IV. PUNCH-THROUGH RESET
The punch-through reset technique was proposed to improve reset speed [30] , and used in [15] to reduce the parasitic capacitance from the reset gate. In [15] , for example, the punch-through reset voltage was over 20V. One of the goals in our design was to reduce the voltage required for reset.
The punch-through reset process relies on the fringing effect induced by a strong lateral electric field in a NPN junction. As shown in Fig. 2 , FD and RD are separated by a p-type region, which creates a potential barrier between the two n-type regions. During the reset state, RD is biased to a higher level V RDHI , e.g., V DD . In this case, the p-type region is fully depleted by RD, and the strong lateral electric field between FD and RD forces the potential in the p-region to increase. As shown in Fig. 10(a) , the potential barrier between FD and RD is reduced with increased V RD . Electrons start to flow from FD to RD once the potential barrier has been lowered, as depicted in Fig. 11(a) . Meanwhile, FD is discharged and V FD increases until the RD-FD electric field is too weak to maintain punch-through. The FD voltage after the reset V RST depends on the bias V RDHI during the reset and the reset pulse duration. After the reset, bias V RD is reduced to V RDLO and the potential barrier V B is restored to stop electron current, as shown in Fig. 10(b) . During the "off" state, in order to have a solid barrier on both FD and RD ends, V RD needs to be equal to, or near V RST , as shown by the green curve in Fig. 10(b) . The maximum potential barrier height depends on the doping in the p-type region and its width. It is a tradeoff that a higher potential barrier after reset will also limit the highest reset voltage FD can reach during reset. In the case of device 1, FD can be reset to 1V with V RDHI of 3V, and after reset V B is about 0.9V with V RDLO of 1V. In this case, the barrier is strong enough to stop electrons exchange between RD and FD, as depicted in Fig. 11(b) . According to Eq. 33 the maximum FWC is 824 e-, which is relatively small for conventional CIS, but enough for QIS applications. For conventional CIS, a higher V RDHI might be necessary as suggested in [15] .
V. ENTIRE JOT DEVICE SIMULATION
A 3D device simulation for the JFET jot was executed with all components. The timing of the control signals is depicted in Fig. 12 . The drain of the SF is connected to ground, and the source is connected to a current source with a 1μA bias current. V DD is 2.5V. The punch-through reset signal has a pulse width of 100nsec. The "off" state and "on" state RD voltages are set to 1V and 2.5V. The TG transfer signal has a pulse width of 50nsec, and the TG "off" voltage is -0.5V and the TG "on" voltage is 2.5V. The FWC of the SW is about 200e-, and in the simulation 45 photoelectrons were collected by the SW during integration. After the punchthrough reset, FD has a reset voltage of 0.77V, and the source output is at 0.72V, which yields V GS = 0.05V. During charge transfer, the 45 electrons are completely transferred from SW to FD, and no lag is observed. induced by transferred charge is equal to 73.7mV, which yields an input-referred CG of 1.64mV/e-before the in-jot SF. This corresponds to a 0.1fF total FD capacitance which matches the analytic calculation result. The voltage change at the source of the SF is equal to 59.2mV, which yields an output-referred CG of 1.32mV/e-and a gain of 0.8 from the JFET SF.
VI. CONCLUSION
To realize highly accurate photoelectron counting for QIS applications, read noise needs to be reduced to 0.15e-r.m.s. or lower. Significant progress has been made to reduce the read noise of jot devices to 0.22e-r.m.s. and into the DSERN regime, but further reduction of read noise is facing a dilemma between improving CG and increasing 1/f noise due to smaller SF area size. In this paper, a new jot device with a JFET SF is introduced. Compared to a MOSFET SF, it can reduce the parasitic capacitance added to FD capacitance and greatly improve the CG. Simulation of this device shows an output-referred CG of 1.32mV/e. Together with the relatively low 1/f noise from JFET devices, this device is promising for both a proof-of-concept demonstration and future commercial QIS applications. The device is designed with the Synopsys TCAD simulation tools in a 45nm BSI process. Both simulation results and theoretical analysis are presented. The device will be fabricated in the coming year and characterization results will be reported.
